Поддержка
Статьи появляются по мере возникновения Ваших вопросов,
заданных в отделе технической поддержки или в письме
на адрес: infodars@yandex.ru
ISA
Industry Standart Architecture - архитектура промышленного стандарта.
Шина появившаяся в компьютерах типа PC AT. Является расширением шины
XT-Bus и содержит в себе полностью копию этой шины в 62-контактном разъеме.
Расширение шины заключено в дополнительном 36-контактном разъеме. Стандартная
частота - 8 МГц (в некоторых вариантах материнских плат увеличивалась до 12МГц).
Предельная пропускная способность на стандартной частоте - 5.55Мб/с. Адресное
пространство организуется 24 битами и адресует 16МБ ОЗУ.
| Назначение |
Сигнал |
No
Pin |
| Ground | GND | B01 |
| Reset system3 | RESET DRV | B02 |
| Ucc +5V | +5V | B03 |
| Interrupt request 9 | IRQ9 | B04 |
| Ucc -5V | -5V | B05 |
| DMA request 2 | DRQ2 | B06 |
| Ucc -12V | -12V | B07 |
| No wait state4 | -NOWS | B08 |
| Ucc +12V | +12V | B09 |
| Ground | GND | B10 |
| Select Memory Write5 | -SMEMW | B11 |
| Select Memory Read6 | -SMEMR | B12 |
| I/O Write | IOW | B13 |
| I/O Read | IOR | B14 |
| DMA acknowledge 3 | -DACK3 | B15 |
| DMA request 3 | DRQ3 | B16 |
| DMA acknowledge 1 | -DACK1 | B17 |
| DMA request 1 | DRQ1 | B18 |
| Refresh memory | -REFRESH | B19 |
| System clock | SYSCLK | B20 |
| Interrupt request 7 | IRQ7 | B21 |
| Interrupt request 6 | IRQ6 | B22 |
| Interrupt request 5 | IRQ5 | B23 |
| Interrupt request 4 | IRQ4 | B24 |
| Interrupt request 3 | IRQ3 | B25 |
| DMA acknowledge 2 | -DACK2 | B26 |
| Terminal count7 | T/C | B27 |
| Buffered address latch enable | BALE | B28 |
| Ucc +5V | +5V | B29 |
| High Speed Clock8 | 14 MHz | B30 |
| Ground | GND | B31 |
| | | |
| Memory 16-bit10 | -MEM 16 | D01 |
| I/O 16-bit10 | -IO 16 | D02 |
| Interrupt request 10 | IRQ10 | D03 |
| Interrupt request 11 | IRQ11 | D04 |
| Interrupt request 12 | IRQ12 | D05 |
| Interrupt request 15 | IRQ15 | D06 |
| Interrupt request 14 | IRQ14 | D07 |
| DMA acknowledge 0 | -DACK0 | D08 |
| DMA request 0 | DRQ0 | D09 |
| DMA acknowledge 5 | -DACK5 | D10 |
| DMA request 5 | DRQ5 | D11 |
| DMA acknowledge 6 | -DACK6 | D12 |
| DMA request 6 | DRQ6 | D13 |
| DMA acknowledge 7 | -DACK7 | D14 |
| DMA request 7 | DRQ7 | D15 |
| Ucc +5V | +5V | D16 |
| DRQ gain control | -MASTER | D17 |
| Ground | GND | D18 |
|
No
Pin |
Сигнал |
Назначение |
| A01 | -I/O CH CK | I/O Channel Check |
| A02 | SD7 | Data bit 7 |
| A03 | SD6 | Data bit 6 |
| A04 | SD5 | Data bit 5 |
| A05 | SD4 | Data bit 4 |
| A06 | SD3 | Data bit 3 |
| A07 | SD2 | Data bit 2 |
| A08 | SD1 | Data bit 1 |
| A09 | SD0 | Data bit 0 |
| A10 | +I/O CH RDY | I/O Channel ready1 |
| A11 | AEN | Address enable2 |
| A12 | SA19 | Address bit 19 |
| A13 | SA18 | Address bit 18 |
| A14 | SA17 | Address bit 17 |
| A15 | SA16 | Address bit 16 |
| A16 | SA15 | Address bit 15 |
| A17 | SA14 | Address bit 14 |
| A18 | SA13 | Address bit 13 |
| A19 | SA12 | Address bit 12 |
| A20 | SA11 | Address bit 11 |
| A21 | SA10 | Address bit 10 |
| A22 | SA9 | Address bit 9 |
| A23 | SA8 | Address bit 8 |
| A24 | SA7 | Address bit 7 |
| A25 | SA6 | Address bit 6 |
| A26 | SA5 | Address bit 5 |
| A27 | SA4 | Address bit 4 |
| A28 | SA3 | Address bit 3 |
| A29 | SA2 | Address bit 2 |
| A20 | SA1 | Address bit 1 |
| A31 | SA0 | Address bit 0 |
| | | |
| C01 | SBHE | System bus high enable9 |
| C02 | LA23 | Latchable Address bit 23 |
| C03 | LA22 | Latchable Address bit 22 |
| C04 | LA21 | Latchable Address bit 21 |
| C05 | LA20 | Latchable Address bit 20 |
| C06 | LA19 | Latchable Address bit 19 |
| C07 | LA18 | Latchable Address bit 18 |
| C08 | LA17 | Latchable Address bit 17 |
| C09 | -MEMR | Memory read5 |
| C10 | -MEMW | Memory write6 |
| C11 | SD8 | Data bit 8 |
| C12 | SD9 | Data bit 9 |
| C13 | SD10 | Data bit 10 |
| C14 | SD11 | Data bit 11 |
| C15 | SD12 | Data bit 12 |
| C16 | SD13 | Data bit 13 |
| C17 | SD14 | Data bit 14 |
| C18 | SD15 | Data bit 15 |
|
| 
